Parallel Heterogeneous Energy efficient Real-time Multiprocessor Architecture
Parallel Heterogeneous Energy efficient Real-time Multiprocessor Architecture


Project call 2006 ANR (ANR-06-AF)
Architectures of the future
Theme 4 : Design and execution environments
Theme 1 : Innovative architectures
Theme 5 : Power reduction
Project type
« Recherche Industrielle ou Exploratoire » project
Duration 36 months (from 01/01/2007)
The increasing complexity of embedded and mobile systems requires MPSOC architectures to permit the exploitation of parallelism with respect to the performance requirements. As a consequence, modelling the behaviour of those architectures results in a much more difficult process to obtain solutions verifying “a priori” some execution deadline and/or throughput constraints. Energy optimisation in this context becomes a very sensitive issue regarding unreliable prediction and estimation of behaviours. This design trend goes against the energy reduction criteria, which is of growing importance in mobile applications. To address this key issue, the PHERMA project (Parallel Heterogeneous Energy efficient Real-time Multiprocessor Architecture) proposes to reconsider the control scheme (RTOS ) in a MPSOC architecture : :
  • To propose a performant Sw/Hw architecture model with deterministic behaviours in a way to guaranty maximum response times ;
  • To adapt and ease the schedulability analysis on the basis of this architectural model to hold an “a priori” verification of task deadline meeting ;
  • To propose methods for offline and online optimization of power consumption considering this architectural model.
low-power, multiprocessor scheduling, schedulability analysis, real-time, operating system, communication
Raphaël DAVID
Laboratoire calculateurs embraqués et images
Bat 528, 91191 Gif-sur-Yvette

Tel : 01 69 08 90 17
fax: 01 69 08 83 95
CEA LIST : Laboratoire LCEI
LEAT : Université de Nice Sophia Antipolis
Equipe Systèmes Temps Réel IRCCyN - Ecole Centrale de Nantes
THALES Communications TCFR